HOME   Cart(0)   Quotation   About-Us Policy PDFs Standard-List
www.ChineseStandard.net Database: 189760 (25 Oct 2025)

SJZ11360-2006 English PDF

US$1289.00 · In stock
Delivery: <= 7 days. True-PDF full-copy in English will be manually translated and delivered via email.
SJZ11360-2006: Integrated circuit IP core signal integrity specification
Status: Valid
Standard IDContents [version]USDSTEP2[PDF] delivered inStandard Title (Description)StatusPDF
SJ/Z 11360-2006English1289 Add to Cart 7 days [Need to translate] Integrated circuit IP core signal integrity specification Valid SJ/Z 11360-2006

PDF similar to SJZ11360-2006


Standard similar to SJZ11360-2006

GB/T 43770   SJ/T 11460.6.4   GB/T 35010.6   SJ 21634   SJ 21635   SJ 21619   

Basic data

Standard ID SJ/Z 11360-2006 (SJ/Z11360-2006)
Description (Translated English) Integrated circuit IP core signal integrity specification
Sector / Industry Electronics Industry Standard
Classification of Chinese Standard L56
Classification of International Standard 31.200
Word Count Estimation 46,497
Date of Issue 2006-09-26
Date of Implementation 2006-12-01
Quoted Standard SJ/Z 11354-2006; SJ/Z 11357-2006
Regulation (derived from) Industry Standard Notice 2006 No. 11 (No. 83 overall)
Issuing agency(ies) Ministry of Industry and Information Technology
Summary This standard specifies the SoC design digital and analog/mixed-signal IP cores (IntellectualPropertyCore, hereinafter referred to as IP) and signal integrity (SI) problems related deliverables, data formats, and related design criteria and design examples are given. This specification focuses on the SoC design process, IP designers and IP integrators for digital and analog/mixed-signal integrated module requires both communicating SI issues, including interface design. IP in this specification refers to the hard blocks are provided in the form. This specification is limited to the power supply grid, and Crosstalk uniformly doped silicon substrate and the heavily doped bulk silicon substrate, a silicon substrate, an epitaxial layer of substrate coupling. This specification also relates to the power grid, and migration problems associated signal. This specification does not involve noise SI IC packaging problem. This specification focuses on 0. 18��m technology generations, but also related to 0. 07��m and below process may occur in the SI issue. Although SI above question is based on 0. 18��m technology experience, but most of its content can be used to help the IP in the transfer of these processes. However, this specification focuses on meeting the most IP designers and integrators design requirements of the specific process node scope.

Tips & Frequently Asked Questions:

Question 1: How long will the true-PDF of SJZ11360-2006_English be delivered?

Answer: Upon your order, we will start to translate SJZ11360-2006_English as soon as possible, and keep you informed of the progress. The lead time is typically 4 ~ 7 working days. The lengthier the document the longer the lead time.

Question 2: Can I share the purchased PDF of SJZ11360-2006_English with my colleagues?

Answer: Yes. The purchased PDF of SJZ11360-2006_English will be deemed to be sold to your employer/organization who actually pays for it, including your colleagues and your employer's intranet.

Question 3: Does the price include tax/VAT?

Answer: Yes. Our tax invoice, downloaded/delivered in 9 seconds, includes all tax/VAT and complies with 100+ countries' tax regulations (tax exempted in 100+ countries) -- See Avoidance of Double Taxation Agreements (DTAs): List of DTAs signed between Singapore and 100+ countries

Question 4: Do you accept my currency other than USD?

Answer: Yes. If you need your currency to be printed on the invoice, please write an email to [email protected]. In 2 working-hours, we will create a special link for you to pay in any currencies. Otherwise, follow the normal steps: Add to Cart -- Checkout -- Select your currency to pay.